Skip to Content

Changes for page 06 High-speed counter

Last modified by Mora Zhou on 2023/11/21 14:33
From version 2.1
edited by Joey
on 2022/06/14 17:25
Change comment: There is no comment for this version
To version 1.1
edited by Leo Wei
on 2022/06/08 12:57
Change comment: Imported from XAR

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.Joey
1 +XWiki.admin
Content
... ... @@ -100,7 +100,7 @@
100 100  
101 101  Counting range: -2147483648 to 2147483647, which is a signed 32-bit ring counter.{{id name="_Toc14212"/}}{{id name="_Toc30428"/}}{{id name="_Toc9824"/}}
102 102  
103 -== **{{id name="_Toc13801"/}}High-speed counter allocation** ==
103 +**{{id name="_Toc13801"/}}High-speed counter allocation**
104 104  
105 105  The input soft components of various types of high-speed counters are fixedly allocated, including 8 channels HSC0 to HSC7.
106 106